ABSTRACT In this paper, a 100-nm gate length InAs high electron mobility transistor (HEMT) with non-alloyed Ti/Pt/Au ohmic contacts and mesa sidewall channel etch was investigated for high-speed and low-power logic applications. The device exhibited a low subthreshold swing (SS) of 63.3 mV/decade, a drain induced barrier lowering value of 23.3 mV/V, an I ON /I OFF ratio of 1.34 × 10 4 , a G m,max /SS ratio of 27.6, a current gain cut-off frequency of 439 GHz with a gate delay time of 0.36 ps, and an off-state gate leakage current of less than 1.6 × 10 −5 A/mm at V DS = 0.5 V. These results demonstrated that the presence of non-annealed ohmic contacts with mesa sidewall etch process allowed the fabrication of InAs HEMTs with excellent electrical characteristics for high-speed and low-power logic applications.
I. INTRODUCTION
Recently, In X Ga 1−X As high electron mobility transistor (HEMT) has been widely studied for replacing Si-based devices in future logic applications because of its excellent material properties such as high electron mobility, outstanding electron transport properties when used as a field effect transistor [1] - [3] . In X Ga 1−X As HEMTs exhibit superior DC and RF performances [3] - [8] . These devices have a higher transconductance (Gm), higher current density, and higher operating frequency than Si MOSFETs [9] . However, using the mesa etching process for device isolation causes a high gate leakage current in conventional InAs HEMTs because of the contact between the gate metal contact and the lowenergy-bandgap (0.36 eV) InAs channel layer [10] , which limits the logic applications of the device. Furthermore, Ge can be easily diffused into adjacent semiconductor layers during annealing of InAs HEMTs when conventional Au/Ge/Ni/Au ohmic metal is used; this results in poor edge definition and inadequate thermal stability [11] .
In previous studies [10] - [13] , researchers have reported that sidewall leakage causes excessive gate leakage current. The gate leakage current can be reduced by the overlap area between the gate metallization and exposed channel edge. Non-alloyed Ti/Pt/Au ohmic contacts allow the edges of smooth surfaces to be suitably defined. In this study, samples were fabricated with and without the mesa sidewall channel etch process. After the mesa isolation, succinic acid was used to suppress the gate leakage current formed by 
II. DEVICE FABRICATION
The wafers used in this study were grown using the molecular beam epitaxy process on the semi-insulating InP substrate, which had a diameter of 4 inches. O was used for etching the sidewall channel because of the high selectivity between the InAlAs and In X Ga 1−X As layers, that reduced the contact area between the channel and gate metal [16] . The crosssection of the sidewall channel etch is illustrated in Fig. 1 (b) . After the sidewall channel etch, the non-annealed ohmic metal of Ti(80nm)/Pt(60nm)/Au(180nm) was deposited on the heavily doped n-In 0.65 Ga 0. 35 As cap layer to form ohmic contacts with a source-to-drain spacing of 3 µm.
After ohmic deposition, a 50-nm-thick silicon nitride layer was deposited for device passivation. A 100-nm T-shaped gate was fabricated using the two-step e-beam lithography. The first step of the e-beam lithography was defined, and silicon nitride was etched for defining the device gate length. Then, a solution of succinic acid/ H 2 O 2 / H 2 O was used for gate recess. Finally, the second step of the e-beam lithography was used. The gate position was shifted 150 nm toward the drain side to achieve smooth electric field. Then, the gate metal structure of Au(180 nm)/Pt(60 nm)/Ti(80 nm)/Pt(10 nm) was deposited using electron beam evaporation. After gate deposition, the device was annealed at 90 • C for 1min for Pt gate sinking. Fig. 2 . depicts the scanning electron microscope (SEM) images of the device edge along the gate width direction with [ Fig. 2(a) ] and without [ Fig. 2(b) ] the mesa sidewall etch process.
III. RESULTS AND DISCUSSIONS
In this study, the InAs HEMTs were evaluated for high-speed logic applications. Fig. 3 displays the DC characteristics of the InAs HEMT fabricated with the mesa sidewall channel etch process. The device with the mesa sidewall channel etch process exhibited maximum transconductance of 1748 mS/mm and I DS of 544 mA/mm when the device was biased with a gate-source voltage (V GS ) and drain-source voltage (V DS ) of 0.5 V each.
The criterion voltage (V C ) was defined as the gate bias at I DS = 1 mA/mm. The I ON was determined as 2/3 of the drain-source bias (V DS ) above the V C and I OFF was determined as 1/3 V DS below the V C . Fig. 4 (a) displays the sub-threshold characteristics of the device at V DS biases of 0.05V and 0.5V. When the V DS bias was 0.5 V, the on-state current of the InAs HEMTs with mesa sidewall channel etch and non-alloyed Ti/Pt/Au ohmic contacts was 208 mA/mm, and the off-state current of the device was 0.0155 mA/mm. This HEMT exhibited a minimum sub-threshold swing (SS) of 63.3 mV/decade, a drain induced barrier lowering (DIBL) An off-state gate leakage current of less than 1.6 × 10 −5 A/mm was achieved [ Fig. 4 (b) ]. An off-state breakdown voltage (BV) of 3.3 V was observed because of the presence of the mesa sidewall channel edge etching process (Fig. 5) [17] .
A control sample was prepared without the mesa sidewall channel etch process. Fig. 6 . depicts the comparison of the electrical characteristics and off-state gate leakage current of the InAs HEMT without and with the mesa sidewall channel etch process. The off-state currents of the device without and with the mesa sidewall channel etch process were 0.52 and 0.0155mA/mm, respectively [ Fig. 6(a) ]. At room temperature, the I ON /I OFF of the control sample was approximately 2.1 × 10 2 , which was much lower than that of the experiment sample (1.34×10 4 ). In Fig. 6 (b) , the off-state currents of the devices with and without the mesa sidewall channel etch process are compared. The off-state gate leakage current of the control sample (5.4 × 10 −4 A/mm) was much larger than that of the experiment sample (1.6 × 10 −5 A/mm). With the mesa sidewall channel etch process, the gate leakage path from the exposed channel edge to the gate metal was greatly reduced which results in a smaller off-state current than the control sample. The electrical characteristics and off-state gate leakage were considerably improved by using the mesa sidewall channel etch process.
In Fig. 7 , the SS of the device is compared with that reported in previous studies [18] - [40] . The device involves the carrier transport property and electrostatic integrity [18] - [40] . The device exhibited a Q value approximately 27.6, which was close to the curve of Q = 30 because of the small subthreshold swing value.
A small signal device model was built and the value of current gain cut-off frequency (f T ) was obtained by extrapolating the current gain (H21) with a slope of -20dB/decade. Table 1 provides the intrinsic parameters and cut-off frequency capacitance of a 0.1 µ m ×40 µ m InAs HEMT at different V DS . A high f T of 439GHz with a gate time of 0.36 ps was obtained for the device when biased with a V DS of 0.5V and V GS of 0.39V. The InAs HEMT with mesa sidewall channel etch and non-alloyed Ti/Pt/Au ohmic contacts exhibited excellent DC and RF characteristics at 0.5V.
IV. CONCLUSION
In this study, the high-speed and low-power logic applications of an InAs HEMT with mesa sidewall channel etch and non-alloyed ohmic contacts were demonstrated. The device exhibited excellent performance at low V DS bias. The device had a saturation current of 544 mA/mm and maximum transconductance of 1748 mS/mm. For logic applications, the device exhibited a DIBL value of 23.3 mV/V, SS of 63.3 mV/decade, an I ON /I OFF ratio > 10 4 , and an off-state BV of 3.3V. The device also exhibited a high f T of 439 GHz with a gate delay time of 0.36 ps. Overall, the experimental results demonstrated the mesa sidewall channel etching and Ti/Pt/Au non-alloyed ohmic contacts process can considerably improve the performance of next-generation InAs devices with regards to high-speed and low-voltage logic applications.
